NXP LPC3240+JN5168智能家居网关方案
来源： 作者： 发布时间：2016-09-15 09:38:22 浏览量：LPC3220/30/40/50主要特性和优势:
ARM926EJ-S processor, running at CPU clock speeds up to 266 MHz.
Vector Floating Point (VFP) coprocessor.
32 kB instruction cache and 32 kB data cache.
Up to 256 kB of Internal SRAM (IRAM).
Selectable boot-up from various external devices: NAND flash, SPI memory, USB,UART, or static memory.
Multi-layer AHB system that provides a separate bus for each AHB master, including both an instruction and data bus for the CPU, two data busses for the DMA controller,and another bus for the USB controller, one for the LCD, and a final one for the Ethernet MAC. There are no arbitration delays in the system unless two masters attempt to access the same slave at the same time.
External memory controller for DDR and SDR SDRAM as well as for static devices.
Two NAND flash controllers: One for single-level NAND flash devices and the other for multi-level NAND flash devices.
Master Interrupt Controller (MIC) and two Slave Interrupt Controllers (SIC), supporting 74 interrupt sources.
Eight channel General Purpose DMA (GPDMA) controller on the AHB that can be used with the SD card port, the high-speed UARTs, I2S-bus interfaces, and SPI interfaces, as well as memory-to-memory transfers.
Serial interfaces:
10/100 Ethernet MAC with dedicated DMA Controller.
USB interface supporting either device, host (OHCI compliant), or On-The-Go(OTG) with an integral DMA controller and dedicated PLL to generate the required 48 MHz USB clock.
Four standard UARTs with fractional baud rate generation and 64 byte FIFOs. One of the standard UARTs supports IrDA.
Three additional high-speed UARTs intended for on-board communications that support baud rates up to 921 600 when using a 13 MHz main oscillator. Allhigh-speed UARTs provide 64 byte FIFOs.
Two SPI controllers.
Two SSP controllers.
AC-DC开关电源属于A级ITE还是B级ITE? 如题。
沙发
阻焊显影阻焊显影步骤同线路显影。
关于张占松老师《电源设计一书》中的疑惑？
这是正激变压器的Ap法设计公式，感觉怎么算都不对呢？式中的5.4怎么来的？
为什么我算出来就是0.361？
書本供參考，不一定全對
在线客服1号